With the continuous increase in the size and complexity of a real-time computer system, the use of formal verification methods in software development is also on the rise. The traditional formal verification method is not fully applicable to the development of actual system life cycle. Therefore, this paper presents a new real-time system verification method, It take the deadlock timed B u chi ⋅⋅ automata as the medium, and translate the timed temporal logic into timed communicating sequential process language. The tock event is also joined, which can be directly used for the detection of refinement tool FDR. The method verifies the situation of deadlock. To establish the link between the conventional model checking and refinement model checking can well combine the advantages of both and improve system security and reliability.
Introduction
Recent years, model checking has been a powerful automatic formal verification technique for establishing correctness of hardware and software systems. The method based on temporal logic is to model system as a labeled transition system(LTS) and specification as temporal logic formula. Then we decide whether the formula holds in the LTS. Another approach is based on the notion of refinement and is frequently used by verification such as Communicating Sequential Processes(CSP). In this conception, the system and the property are modeled by same formalisms, the aim is to verify the latter is refinement of the former. The two approaches have merits and demerits and there is connection between them. To study the connection, a significant number of techniques have been proposed.
Temporal logic can also used for describing system in the form of temporal logic of actions [1] , which is verified by the notion of refinement and development. Therefore, the idea allows simulation of a single high level step by several lower level steps. Spatio-temporal logic [2] is somewhat alike to temporal logic, but different in the operators. It extends the meaning of syntax, where arise in the development of mobile systems, but the decidability of the model checking problem is negligible. The relationship between refinement-oriented specification and specification using a temporal logic is considered, and further the conversion of temporal logic into process algebra [3] . Researchers verified equivalence of computation tree logic and failure trace, in which the former is expressed in the form of test sequence [4] . Despite validity of verification, the infinite states are born in the test case. The temporal logics LTL, CTL and the μ-calculus convert to the formal language Z in the idea of refinement, which also used for language B, VDM based on state. Every conversion rule does not illustrate the main distinction [5] .
In the development of system, system construction is stepwise process. The traditional verification method is unfavourable for changes of systems, while the refinement applies to verification about life cycle. Temporal logic is more convenient and common. Therefore, rise both union, temporal logic express the property and verify the property based on refinement. Real time factors are of great importance, so these must be taken into account. In this paper, we study the possibility of doing TLTL(timed linear temporal logic) model checking on TCSP specification in the context of refinement. Firstly, we model property as TLTL and define timed B u chi ⋅⋅ automata. Secondly, through the medium of timed B u chi ⋅⋅ automata TLTL is converted into TCSP, the verification is discussed on two cases in the refinement framework. ( ) We should handle transition about deadlock state. Transition contains change of states and clock variables, and the accepting states including deadlock events are deadlock states. The deadlock transitions are removed from automata. The transition system of automata is of great importance for transformation of automata into TCSP, we define it as follows: According to the above transition system, we establish the relationship between it and TCSP. We define the translation of process as follows:1)We map state q to a process P ∈ Σ , name the initial state and take it as start point. 
Refinement Verification based on TLTL
After the translation of Deadlock Timed B u chi
S is description of system, T is the result of translation.
Not only do we consider emptiness, but also we must consider deadlock. So test has two conditions: the former accept is test event and deadlock, special should be hidden. We test whether the result has infinite accept, which is analogous to may test, test accept is refinement of . . 
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Conclusions
This paper explored the relationship between TLTL and TCSP. We took deadlock timed B u chi ⋅⋅ automata as medium, realized the translation between them. TCSP provided a counter example if a refinement check fails and not. We highlighted a case, railway crossing, verified the property. The experiments showed that people can verify the TLTL property in the framework of FDR, so the result is to improve efficiency, and can be well used in the development of system.
